This job offer is not available in your country.
Design Verification Engineer
Morgan Philips Group SATaipei, Taiwan30+ days ago
Job descriptionMaster’s degree in Electrical Engineering or related field 5 years of industrial experience in Design Verification Proficiency in SystemVerilog and Object-Oriented Programming Experience in UVM, SVA, VIP, DPI Understand verification best practices Experience in PCIe protocol stack Proficient scripting language in one of : Python, TCL, Shell, Perl Self-motivated team worker
Job Description :
- Senior DV role for PCIe IPs and SoC products
- Architect and build system and unit-level UVM verification environment
- Work with architects to define verification strategy and execution plans
- Review metrics and deliver task with high quality
- Analyze Functional, Code, and Test Plan Coverage
- Drive and participating in Code Reviews
- Identify, drive, and develop efficiency and IP quality improvement initiatives
- Drive root cause analysis and corrective actions for Functional bugs found in Silicon
- Drive projects from start to the finish and conduct Design verification sign-off
Minimal Qualifications :
Create a job alert for this search
Engineer • Taipei, Taiwan